Embedded Systems

Ch 12AARM Assembly Language

Byung Kook Kim Dept of EECS Korea Advanced Institute of Science and Technology

Overview

- *1. Introduction*
- *2. Data Processing Instructions*
- *3. Data Transfer Instructions*
- *4. Control Flow Instructions*
- *5. Writing Simple Assembly Language Programs*
- ~ 10 References
	- Steve Furber, "ARM System-on-chip architecture", Second Edition, Addison Wesley, 2000.

1. Introduction

ARM processor programming

C, C++, or assembly language

Assembly language programming

- **Think at the level of individual machine instruction**
- **Assembler**: computer program converting assembly language programs into machine language programs
	- **Binary-level instruction encoding**
- **Level**
	- User level programming
	- System level programming: Next c hapter
- Instruction size
	- 32-bit ARM assembly language
	- 16-bit ARM Thumb instructions

Introduction (II)

П **AR M data types**

- 8-bit signed and unsigned bytes
- \blacksquare 16-bit signed and unsigned half-words aligned on 2-byte boundaries
	- Some older ARM processors do not have half-word and signed byte support
- 32-bit signed and unsigned words aligned on 4-byte boundaries
- ARM instruction: 32 bits. Must be word-aligned
- п Thumb instruction: 16 bits. Must be aligned on 2-byte boundaries
- \blacksquare Internal ARM operations
	- 32-bit operands
	- Byte loaded: Zero or sign-extended. Treated as a 32-bit value.
- ▉ ARM coprocessor: may support floating-point values.

Introduction (III)

$\mathcal{L}_{\mathcal{A}}$ **Memory organization**

- Storing words in a byte-addressed memory
	- **Little-endian**: Least significant byte first. Intel. ARM default.
	- $\mathcal{L}_{\mathrm{eff}}$ **Big-endian**: Most significant byte first. Motorola.

Introduction (IV)

Privileged modes

- Used to handle exceptions and supervisor calls (software interrupts)
- Current operating mode: CPSR [4:0]

- Shaded registers replace the corresponding user registers
- Current SPSR (Saved Program Status Register) also becomes available.

Introduction (V)

Introduction (VI)

Privileged modes (cont'd)

- **EXACT Can only be entered through controlled mechanisms**
- $\mathcal{L}_{\mathcal{A}}$ Allow a fully protected operating system to be built
- Can be used to give a weaker level of protection useful for trapping errant software.
- Π **SPSRs**
	- **Used to save the state of CSPR when the privileged mode is entered**
	- CSPR restored when exit (resume user program)
	- Re-entrant privileged software: the CSPR must be copied into a general register and saved.

2. Data Processin g Instructions

- **Arithmetic and logic operations on data values in registers**
	- Two operands and one result

Ξ **Rules**

- All operands are 32 bits wide and come from registers or are specified as literals in the instruction itself
- The result, if there is one, is 32 bits wide and is placed in a register
	- Exception: Lon g multiply instruction produces a 64-bit result
- **Each of the operand registers and the result register are** independently specified in the instruction (3-address format).

Data Processing Instructions (II)

Simple register operands

- Format: OP_code dest, src1, src2
- $E(X)$ ADD r0, r1, r2 ; r0 := r1 + r2
	- Semicolon (;): Comment (to the right of it)
		- **Easier reading and understanding**
	- May produce a carry output, overflow
		- Stored in N, Z, C, and V flags in CSPR
- **EXArithmetic operations**
	- \blacksquare ADD r0, r1, r2 $\hspace{1.6cm}$; r0 := r1 + r2 \blacksquare ADC r0, r1, r2 γ r0 := r1 + r2 + C. Add with carry \blacksquare SUB r0, r1, r2 \blacksquare ; r0 $\mathrel{\mathop:}=$ r1 – r2 \blacksquare SBC r0, r1, r2 γ r0 := r1 – r2 + C – 1. Subtract with carry **RSB** r0, r1, r2 $\;$; r0 := r2 – r² $RSCr0, r1, r2$; $r0 := r2 - r1 + C - 1$. Rev sub with carry.

Data Processing Instructions (III)

Simple register operands (Cont'd)

- **Bitwise logical operations**
	- AND r0, r1, r2 \therefore r0 := r1 and r2
	- \blacksquare ORR r0, r1, r2 \blacksquare ; r0 := r1 or r2
	- \blacksquare EOR r0, r1, r2
	- \blacksquare BIC r0, r1, r2
- $: r0 := r1$ xor r2. Exclusive or
- ; $r0 := r1$ and not r2. Bitwise clear
- **Register movement operations**
	- \blacksquare MOV r0, r2 \blacksquare ; r0 $\mathrel{\mathop:}=$ r2 \blacksquare MVN r0, r2
		- ; $\mathsf{r0} := \mathsf{not} \; \mathsf{r2}$. Move not (negated)
- **Compare operations**
	- \blacksquare CMP r1, r2
	- \blacksquare CMN r1, r2
	- \blacksquare TST r1, r2
	- \blacksquare TEQ r1, r2
- Embedded Systems, KAIST 11
- ; Set CC on $r1 r2$. Compare
- $\frac{1}{2}$; Set CC on r1 + r2. Compare negated
- $:$ Set CC on r1 and r2
- ; Set CC on r1 xor r2. Test equal

Data Processing Instructions (IV)

Immediate operands

- Constant preceded by '#'
	- \blacksquare ADD r3, r3, #1 $\hspace{1.6cm}$; r3 := r3 + 1
- $\textcolor{red}{\bullet}$ Hexadecimal constant preceded by '&' after the '#'
	- \blacksquare AND r8, r7, #&ff $\hspace{1.6cm}$; r8 := r7[7:0]
- **•** Valid immediate values
	- Immediate = $(0 \text{ to } 255) \times 2^{2n}$, $0 \le n \le -12$.

Data Processing Instructions (V)

Shift register operands

- **Second operand shifted before** operation
	- ADD r3, r2, r1, LSL $\#3$; r3 :=
		- r2 + 8 x r1. L ogical shift left
			- Single ARM instruction executed in a single clock cycle.
	- **Shift value: 0 to 31**
- **Shift operations**
	- LSL: logical shift left by 0 to 31 places; fill LSB with zeros
	- LSR: Logical shift right by 0 to 31 places; fill MSB with zeros
	- ASL: Arithmetic shift left; synonym for LSL.
	- ASR: Arithmetic shift right by 0 to 31 places; fill MSB with 0/1
	- ROR: Rotate right by 0 to 31 places; LSBs to MSBs
	- RRX: Rotate right extended by 1 place . Opera nd & C

Data Processing Instructions (VI)

Example 1 Setting the condition codes

- Data processing instructions: optional
- 'S': Suffix of set condition code
	- \blacksquare ADDS r2, r2, r0 $\hspace{1cm}$; 32-bit carry out -> C
	- \blacksquare ADC r3, r3, r1 ; And added into high word. 64-bit add.
- **E** Comparison instructions: no option
- Π **EXEC** Arithmetic operation: sets all flags
- **Logical & move instruction: Set N and Z. Preserve V**

Use of condition codes

- C flag: as an input to an arithmetic data processing
- **Conditional branch instructions**

Data Processing Instructions (VII)

Multiplies

- **•** Multiplicatior
	- $MULr4, r3, r2$ $: r4 := (r3 \times r2)$ [31:0]
- **Differences**
	- **Immediate second operands are not supported**
	- The result register must not be the same as the first sourc e register
	- If the 'S' bit is set, the V flag is preserved. C rendered meaningless
- **Alternative form**
	- \blacksquare MLA r4, r3, r2, r1 \therefore r4 := (r3 x r2 + r1)[31:0]

Multiply by const

- \blacksquare ADD r0, r0, r0, LSL #2 $\,$; r0 := 5 x rC
- \blacksquare RSB r0, r0, r0, LSL #3 $\,$; r0 := 7 x r0

3. Data Transfer Instructions

Basic forms of data transfer instructions

- **Single register load and store instructions**
	- **Transfer between register and memory**
	- Byte, 16-bit half word, or 32-bit worc
- П Multiple register load and store instructions
	- Enabl e large quantities of data to be transferred more efficiently
	- Used for procedure entry and exit
	- **Save and restore workspace registers**
	- Copy blocks of data around memory
- **Single register swap instructions**
	- Allow a value in a register to be exchang e d with a value i n memory
	- **Implement semaphores to ensure mutual exclusion**

Data Transfer Instructions (II)

$\overline{\mathbb{R}}$ **Register indirect addressing**

- Use register value as a memory address
	- _ LDR r0, [r1] ; r0 := mem[r1]
	- = STR r0, [r1] ; mem[r1] := rC

$\mathcal{C}^{\mathcal{A}}$ **Initializing an address register**

- A **base register** within 4K bytes should be initialized
- Pseudo instru ction ' ADR' computes the **offset**
	- Assembler selects the most appropriate ARM instruction (ADD/SUB)
- Copy data from TABLE1 to TABLE2
	- COPY ADR r1, TABLE1 \longrightarrow r1 points to TABLE1. Label of COPY
	- П ADR r2, TABLE2 ; r2 points to TABLE2
	- п …
	- $\overline{}$ TABIF1

 $:$ Source of data

П … $\overline{}$ TARI F2

…

 \therefore Destination of data

П

Data Transfer Instructions (III)

\mathbb{R}^3 **Using single register load and store instructions**

- 32-bit Load/store address should be aligned on a 4-byte boundary
- **•** Modify register ready for the next transfer
	- COPY ADR r1, TABLE1
	- п
	- LOOP LDR r0, [r1] ; Load first value
	- \mathbf{r}
	- ADD r1, r1, #4 ; Step r1 on 1 word
	- **The Common** ADD r2, r2, $\#4$

…

- $\mathcal{L}_{\mathrm{eff}}$
- п …
- $\overline{}$ TABIF1
- П …
- $\overline{}$ TARI F2
- γ r1 points to TABLE1. Label of COPY
- ADR r2, TABLE2 ; r2 points to TABLE2
	-
- STR r0, [r2] ; Store first value
	-
	- 2 on 1 word
- ; If more go b ack to L OOP
	- : Source of data
	- \therefore Destination of data

 $\mathcal{L}_{\mathcal{A}}$

Data Transfer Instructions (IV)

$\mathcal{L}_{\mathcal{A}}$ **Base plus offset addressing**

Pre-indexed addressing (up to 4K bytes add/sub)

- \blacksquare LDR r0, [r1,#4] $\qquad \qquad ;$ r0 $\mathrel{\mathop:}=$ mem[r1+4]
- **Auto-indexing**
	- **LDR** r0, $[r1, #4]!$
- Ω r0 := mem[r1+4]. '!': auto-indexing $: r1 := r1 + 4$
- **Post-indexed** addressing

…

…

- **LDR ro**, $[r1]$, $\#4$ Ω : $r0$: = mem[r1] ; $r1 := r1 + 4$
- **Copy program**
	- LOOP LDR r0, [r1], #4 ; Load first val ue & post-indexing
		- STR r0, [r2], #4 ; Store first value & post-indexing
- $\textcolor{red}{\bullet}$ Byte load

П

■

 $\mathcal{L}_{\rm{max}}$

 \blacksquare LDRB r0, [r1] \therefore r0 := mem 8[r1]

Data Transfer Instructions (V)

\mathcal{L}_{max} **Multiple register data transfer**

- **Any subset (or all) of the 16 registers to be transferred**
- More restricted addressing modes
- **Transfer list in {**]
	- LDMIA r1, {r0,r2,r5} ; r0 := mem[r1]
		- ; $r2 := \text{mem}[r1+4]$
		- $: r5 := \text{mem}[r1+8]$
- П The lowest register is transferred to/from the lowest address
- × **Including r15 (PC) in the list will cause a change in the control** flow!

Data Transfer Instructions (VI)

Stack addressing

- Stack
	- Last-in-first-out store which supports simple dynamic memory allocation: Address not known at compile time
	- **Ascending stack: grows up**
	- Descending stack: grows dowr
- Stack pointer
	- **Holds the address of the current top of the stack**
	- **•** Full stack: pointing to the last valid data pushed
	- **Empty stack: pointing to the vacant slot for the next data**
- ARM support
	- Full ascending
	- Empty ascending
	- Full descending
	- Empty descending

Data Transfer Instructions (VII)

Block copy addressing

 The mapping between the stack and block copy views of the load and store multiple registers

Data Transfer Instructions (VIII)

Multiple register transfer addressing modes

000000000000000000

1000₁₆

 $100c_{16}$

 1018_{16}

r5r1r0

r0,r1,r5} STMDB r9!, { r0,r1,r5}

Data Transfer Instructions (IX)

\mathcal{L}_{max} **Block copy addressing**

- Block copy instructions
	- \blacksquare STMFD r13!, {r2-r9} ; Save regs onto stack. Full descending.
	- LDMIA r0!, {r2-r9} ;Block load
	- STMIA r1, {r2-r9} ; Block store
	- LDMFD r13!,{r2-r9} ; Restore from stack
- **E** Efficient way to save and restore processor state and to move blocks of data
- **Dearate up to four times faster than single register load/store**
- П ■ Data organization in memory in order to maximize the potential for using multiple register data t ransfer
- Not pure 'RISC': multiple clock cycles
- **Complex to implement.**

4. Control Flow Instructions

Branch instructions

- **Switch program execution**
	- \sim B LABEL
	- $\mathcal{L}_{\mathcal{A}}$ …
	- LABEL …
- **LABEL** after or before B instruction

Conditional branches

- **Decision whether or not to branch**
- **Control loop exit**
	- $\mathcal{L}_{\mathcal{A}}$ MOV r0, #0 ; Initialize counter
	- LOOP …
	- $\mathcal{L}_{\mathcal{A}}$
	- **Contract Contract**
	- ■
- ADD r0, r0, $#1$; Increment loop counter
- CMP r0, #10 ; Compare with limit
	- BNE LOOP : Branch (Repeat) if not equal
		- ; Else fall through

Control Flow Instructions (II)

Branch instructions

Control Flow Instructions (III)

Conditional execution

- **Conditional execution applies not only to branches but to all ARM** instructions
- Example

п

п

- $\mathcal{L}_{\mathcal{A}}$ CMP r0, #5 **Contract Contract Contract Contract** \blacksquare BEQ BYPASS \blacksquare ; if (r0 != 5) {
- П ADD r1, r1, r0 \therefore r1 := r1 + r0 - r2
	- SUB r1, r1, r2 $; \}$
-
- BYPASS …
- May be replaced by
	- \mathbf{r} **Example 1** CMP rO, $\#5$; if (rO != 5) { $\mathcal{L}_{\mathrm{eff}}$ ADDNE r1, r1, r0 \therefore r1 := r1 + r0 - r2 \blacksquare SUBNE r1, r1, r2 $\hspace{0.1cm}$; \rangle
- П …When t he con ditional sequence is t hree instructions or fewer
- **EXECUANING USE of conditionals**
	- $\overline{\mathcal{M}}$ CMP r0, r1 \therefore if $((a == b) \& (c == d) e++;$
	- \sim CMPEQ r2, r3
	- $\overline{}$ ADDEQ r4, r4, #1

Control Flow Instructions (IV)

Ξ **Branch and link instructions**

- **E** Functionality for subroutine call & returr
	- $\mathcal{L}^{\mathcal{L}}$ BL SUBR ; Branch to SUBR
	- $\mathcal{L}_{\mathcal{A}}$ …; Return to here
	- SUBR …; Subroutine entry poi nt
	- \sim MOV pc, r14 ; Return. r14=link register.

Nested subroutine call: Save r14 and work registers in the stack

- \sim BL SUB1 ; Branch to SUBR
- $\mathcal{L}^{\mathcal{L}}$ …; Return to here
- SUB1 STMFD r13!, {r0-r2,r14} ; Save work & link regs
- $\mathcal{L}_{\rm{max}}$ BL SUB2

…

- SUB2 …
- A subroutine that does not call another subroutine (a **leaf** subroutine) need not save r14 since it will not overwritten.

 \sim

Control Flow Instructions (V)

Subroutine return instructions

- **Simplest case**
	- SUB2 …

 \sim

- MOV pc, r14 : Copy r14 (link reg) to r15 (pc) to return
- Any of data processing instructions can be used to compute a return address
- When the return address has been pushed onto a stack, it can be restored with any saved working registers using LDM
	- SUB1 STMFD r13!, {r0-r2,r14} ; Save work & link regs
	- $\mathcal{L}_{\rm{max}}$ BL SUB2
	- $\mathcal{L}_{\rm{max}}$ …
	- SUB2 …
	- **The Community of the Community** LDMFD r13!, {r0-r2, pc} ; Restore work regs & return
		- ; Saved r14 restored to r15 (pc)

 \sim

Control Flow Instructions (VI)

E Supervisor calls

- When a program requires input or output
- **Derates at a privileged level**
- П **I** In many systems the user cannot access hardware facilities directl y
- **SWI (Software interrupt) instruction**
	- **Supervisor call**
- Send a character in bottom rC
	- \sim SWI SWI_WriteC : 0utput r0[7:0]
- **Returns control to the monitor program**
	- \sim SWI SWI_Exit \longrightarrow ; Return to monitor

$\mathcal{L}_{\mathcal{A}}$ **Jump tables**

Control Flow Instructions (VI)

П

…

- \mathbf{r} When to call one of a set of subroutines
- **Switch statement in C**
- \blacksquare ■ Example

5. Writing Simple Assembly Language Programs

Programming practice

- Understand the problem: what to do, input, and output
- $\mathcal{L}_{\mathcal{A}}$ Have a clear idea of your algorithm (top-down)
- \blacksquare Coding & debugging (bottom-up)

Software development toolkit

- **Text editor to type the program into**
- П Assembler to turn the program into ARM binary code
- **ARM** system emulator to execute the binary on.
	- **Some text output capability**
- Debugger to see what is happening inside your program.

Writing Simple Assembly Programs (II)

Hello world program

Print 'Hello world' on the display

Embedded Systems, KAIST 33

 \sim

Writing Simple Assembly Programs (III)

Test block copy program

 $\mathcal{L}_{\mathrm{max}}$ Block copy a text string & output

Writing Simple Assembly Programs (IV)

Ξ **Test block copy program (cont'd)**

- \blacksquare LOOP2 LDRB
- \sim
- $\mathcal{L}_{\mathcal{A}}$ **Example:** SWINE SWI_WriteC and print character
- \sim BNE LOOP2
- \sim SWI SWI_Exit ; Finish
- П ; String data area
- \sim ALIGN : Ensure word alignment
- \blacksquare TABLE1 \blacksquare "This is t $=$ "This is the right string!", &0a, &0d, 0
- \blacksquare T1END
- \sim ALIGN \qquad ; Ensure word alignment
- \blacksquare TABLE2 $=$ "This is the wrong string!", &0a, &0d, 0
- \mathbf{m} END
- Embedded Systems, KAIST 35
- r0, $[r1]$, $\#1$; Get next byte
- CMP r0, #0 ; Check for text end
	-
	- ; Loop back
	-

Writing Simple Assembly Programs (V)

Program design

- Pile of simple programs != complex programs
- **Serious programming**
	- **Should not start with coding, but with careful desigr**
	- **1. Understand the requirements**
	- 2. Requirements should be translated into an unambiguous specification
	- 3. Define a program structure & d ata structure
	- 4. Devise suitable algorithms in **pseudo-code**
		- n. A program-like notation which does not follow the syntax of a particular program ming language but which makes t he meaning clear
	- 5. Begin coding
		- \mathbf{r} **Individual modules should be coded, tested thoroughly, and documented**
- It may be necessary to develop small software components in assembly language to get the best performance for a critical application.

