Embedded Systems

Ch 15ARM Organization and Implementation

Byung Kook Kim Dept of EECS Korea Advanced Institute of Science and Technology

Summary

ARM architecture

- **DETA** Very little change
	- From the first 3-micron devices t Acorn Computers, 1983-85
	- To the ARM6 & ARM7 by ARM Limited, 1990-95
- 5 stage pipeline
- П CMOS technology reduced size by \sim 1/10
- **Performance of cores improved dramatically**
- **1995-** : Separate instruction and data memories
- \blacksquare In this chapter
	- **Describes internal architectures**
	- Covers the general principles of operation of 3-state and 5-stage pipelines

1. 3-Stage Pipeline ARM Organization

F. **ARM with 3-stage pipeline**

- The register bank
	- **Two read ports: sources**
	- **Deapary** One write port: destination
	- PC (r15) has an additional read port, an additional write port: instruction fetch and fetch address increment.
- The barrel shifter
	- **Shift/rotate by any number of bits**
- ALU
	- **Arithmetic/logic operations**
- Address register and incrementer
	- **Select and hold memory address.**
	- **Sequential addressing**
- Data register
	- Data from/to memory
- П Instruction decoder & control logic

3-Stage Pipeline ARM Organization (II)

The 3-stage pipeline

- ARM processors up to the ARM7
- **Pipeline stages**
	- 1. **Fetch**: The instruction is fetched from memory and placed in t he instruction pipeline.
	- 2. **Decode**: The instruction is decoded and the datapath control signals prepared for the next cycle. In this stage, the instruction 'owns' t he decode logic but not the datapath.
	- 3. **Execute**: The instruction 'owns' the datapath; the register bank is read, an operand shifted, the ALU result generated and written back into a destination register.
- At any one time, three different instructions may occupy each of these stages: The hardware in each stage has to be capable of independent operation.

3-Stage Pipeline ARM Organization (III)

- **The 3-stage pipeline (II)**
	- \mathbf{r} **Latency**: 3-cycles to complete one instruction
	- \blacksquare **Throughput**: one instruction per cycle
	- Π Single-cycle instruction 3-stage pipeline operation

3-Stage Pipeline ARM Organization (IV)

The 3-stage pipeline (III)

Multi-cycle instruction: ADD t hen ST R

3-Stage Pipeline ARM Organization (V)

The 3-stage pipeline (IV)

- **B** Breaks in the ARM pipeline
	- **All instructions occupy the datapath for one or more adjacent cycles**
	- For each cycle that an instruction occupies the d atap ath, it occupies the decode logic in the immediately precedi ng cycle
	- During the first datapath cycle, each instruction issues a fetch for the next instruction
	- **Branch instructions flush and refill the instruction pipeline.**

PC (Program Counter) behavior

- PC must run ahead of the current instruction: 8-bytes ahead.
- For most normal purposes the assembler or compiler handles all details.

2. 5-Stage Pipeline ARM Organization

Ξ **Demand for higher performance**

- 3-stage pipeline: cost-effective
- Π Time required to execute a given program:

$$
T_{\text{prog}} = \frac{N_{\text{inst}} \times CPI}{f_{\text{clk}}}
$$

- CPI: Clock per instruction
- \blacksquare Two ways to increase performance
	- **Increase the clock rate**
		- Logic in each pipeline to be simplified
	- Reduce the average number of clock cycles per instruction, CPI
		- Instructions which occupy more than one slot: To occupy fewer slots
		- Pipeline stalls caused by dependencies between instructions are reduced.

5-Stage Pipeline ARM Organization (II)

Memory bottleneck

- **DETA:** Von Neumann bottleneck
	- Any stored-program computer with a single instruction/data memory will have its performance limited by the available memory bandwidth
	- Fetch an instruction or to transfer data
- **E** Solution
	- Faster memory: more than one value in each clock cycle
	- Separate memories for instruction and d ata accesses
- \blacksquare Higher performance ARM
	- 5-stage pipeline
		- Reduce max work in each stage
		- Higher clock frequency
	- Separate instruction and data memories
		- $\mathcal{L}^{\mathcal{L}}$ Reduced CPI

5-Stage Pipeline ARM Organization (III)

$pc + 4$

nextpc

The 5-stage pipeline

- 1. Fetch
- П 2. Decode
	- 3 operand read ports
- 3. Execute
	- Shift & ALU
	- **Nem adr for load/store**
- 4. Buffer/data
	- Data memory access
	- **Buffer for ALU result**
- 5. Write-back
	- Write-back to register or memory
- **DED** Used for many RISC

LDR pc

5-Stage Pipeline ARM Organization (IV)

$\mathcal{L}_{\mathcal{A}}$ **Data forwarding**

- × Instruction execution is spread across three pipeline stages
	- Resolve data dependencies: **forwarding paths**
- When an instruction needs to use the result of one of predecessors before the result has returned to the register file: pipeline hazards
	- Forwarding paths allow results to be passed between stages as soon as they are available

\blacksquare . Exception

- Even with forwarding, it is not possible to avoid pipeline stall
- \sim LDR
- $\mathcal{L}_{\rm{max}}$ ADD
- rN, […] ; Load rN from somewhere
- r2, r1, rN ; and use it immediately
- **Dome cycle stall required**
- Encourage compiler (or assembly programmer) not to put a dependent instruction immediately after a load instruction

3. ARM Instruction Execution

Data processing instructions

Embedded Systems, KAIST 12 *(a) r egister - r egister operations*

(b) r egister - immediate operations

ARM Instruction Execution (II)

Data transfer instructions (Store)

(a) 1st cycle - compute addr ess

address register incrementregisters **।**Rn Rdshifter = A + B / A - Bmult PCbyte? $\vert \vert$ data in $\vert \vert$ i. pipe

(b) 2nd cycle - stor e data & auto-index

ARM Instruction Execution (III)

 $\overline{\mathcal{L}}$ **Branch instructions (First two cycles)**

(a) 1st cycle - compute branch tar ge^t

(b) 2nd cycle - save r eturn address

4. ARM Implementation

$\mathcal{L}_{\mathcal{A}}$ **Design**

- **Register Transfer Level (RTL): Describe datapath section**
- Π Finite State Machine (FSM): Describe control section

Clocking scheme

- 2-phase non-overlapping clocks
	- **Allows use of level-sensitive transparent latches**
	- Data movement is controlled by passing data alternatively through latches which are open during phase 1 and then during phase 2
	- **Non-overlapping: no race conditions in the circuit**

ARM Implementation (II)

Datapath timing

3-stage pipeline datapath timing

ARM Implementation (III)

$\mathcal{L}_{\mathcal{A}}$ **Datapath timing (cont'd)**

- $\textcolor{red}{\bullet}$ The minimum datapath cycle time is the sum of:
	- **The register read time**
	- The shifter delay
	- **The ALU delay**
	- **The register write set-up time**
	- **The phase 2 to phase 1 non-overlapping time.**
- ALU delay
	- Dominant
	- **-** Highly variable
		- Logic operation: relatively fast
		- \blacksquare Arithmetic operation: carry propagation. Involve longer paths.

ARM Implementation (IV)

Adder design

- \blacksquare Ripple-carry adder (First ARM processor prototype)
	- CMOS AND-OR-INVERT gates
	- **Worst-case carry path:** 32 gates long
- Ē. 4-bit carry look-ahead (ARM2)
	- G: carry generate
	- P: carry propagate
	- Г Worst-case carry path: 8 gate delays
	- **AND-OR_INVERT gates** & AND/OR logic

ARM Implementation (V)

ALU functions (ARM2)

ARM Implementation (VI)

\mathbb{R}^n **RRM6 carry-select adder**

- Computes the sums of various fields of the word for a carry-in of both and one
- \blacksquare The fin al result is selected by using the carry-in value to control a multiplexer
- **E** Critical path O(log₂[word width])

ARM Implementation (VII)

ARM6 ALU structure

- Carry-select adder does not easily lead to a merging of t he arithmetic and logic functions into a single structure
- \blacksquare Separate logic unit runs in parallel with the adder
- Multiplexer selects t he output.

ARM Implementation (VIII)

$\mathcal{L}_{\mathcal{A}}$ **Carry arbitration adder (ARM9TDMI)**

- Computes all intermediate carry values using a 'parallel-prefix' tree, which is a very fast parallel logic str ucture
- Recodes the conventional propagate-generate information in ter ms of two new variables, u and v.

Combined with that from a neighboring bit position:

$$
(u,v) \cdot (u',v') = (v+u.u', v+u.v')
$$
 (eq.12)

- \blacksquare This combinational operator is associative
- u and v can be computed for all the bits in t he sum using a regular parallel prefix tree.
- u and v can be used to generate the (Sum, Sum+1) values required for a hybrid carry arbitration/carry select adder.

ARM Implementation (IX)

Ξ **The barrel shifter**

- Shift time contributes directly to the datapath cycle time
- Π Cross-bar switch matrix is used to steer each input to the appropriate output
- $-$ 4x4 switch ->
- 32x32 switch for ARM.

ARM Implementation (X)

$\left\lfloor \cdot \right\rfloor$ **Multiplier desig n**

- **DIDER ARM cores include low-cost multiplication hardware that supports** only the 32-bit result multiply and multiply-accumulate instruction s
	- Uses the main datapath iteratively shift & ALU
	- Modified Booth's algorithm to produce t he 2-bit product
	- Overhea d of few % area of the ARM core

 \blacksquare Recent ARM cores have high-performance multiplication hardware and support the 64-bit result multiply and multiply-accumulate instructions

ARM Implementation (XI)

Ξ **High-speed multiplier**

- Carry-save adder
	- Carries only propagate across one bit per addition stage
	- Much shorted logic path than the carry-propagate adder
	- Can be performed in a single cycle
	- **Produces a sum in redundant binary representation**

ARM Implementation (XII)

$\overline{}$ **High-speed multiplier (cont'd)**

- П Several layers of carry-save adder in series, each handling one partial product
- П 4 layers of adders
- П Can multiply 8 bits/clock
- ▉ More dedicated hardware
	- **160 bits of shift register**
	- 128 bits carry-save adder logic
	- 10% of the simpler processor core
- **Speed up multiplication** by a factor of \sim 3
- П Added functionality of the 64-bit result.

ARM Implementation (XIII)

П **The register bank**

- 1 Kbits of data: 31 generalpurpose 32-bit registers
- ARM6 register cell circuit ->
	- Works well wit h 5V supply
- ARM register bank floorplan ->
- 1/3 of total transistor count of simpler ARM cores
- **DET** Much denser than logic functions due to higher regularity.

ARM Implementation (XIV)

$\overline{}$ **Datapath layout**

- П Constant pitch per bit
- П Order of the function blocks minimize the number of additional buses passing over the more complex functions.

ARM Implementation (XV)

Control structures

- **EXECUTE:** Three structural components
	- An instruction decoder PLA (programmable logic array)
		- Use some of the instruction bits & internal cycle counter
	- Distributed secondary control associated with each of the major datapath function blocks
		- **Uses the class information** from the main decoder PLA
		- **Select other instruction bits** and/or processor state information to control the datapath
	- Decentralized control units for specific instructions that take a variable number o f cycles to complete
		- \mathbf{r} Main decoder PLA locks into a fixed state.

5. The ARM Coprocessor Interface

ARM supports

- A general-purpose extension of its instruction set through the addition of hardware coprocessors
- Software emulation of these coprocessors through the undefined instruction trap

Ξ **Coprocessor architecture**

- **Supports for up to 16 logical processors**
- П Each coprocessor can have up to 16 private registers of any reasonable size; they are not limited to 32 bits
- **Coprocessors use a load-store architecture, with instructions**
	- **to perform internal operations on registers,**
	- to load and save registers from and to memory, and
	- To move data to or from an ARM register.

The ARM Coprocessor Interface (II)

$\mathcal{L}^{\text{max}}_{\text{max}}$ **ARM7TDMI coprocessor interface**

- Based on 'bus watching'
	- The coprocessor is attached to a bus where the ARM instruction stream flows into the ARM
- **Handshake between the ARM and the coprocessor**
	- Cpi': CoProcessor Instruction (from ARM to all coprocessors)
		- **ARM** has identified a coprocessor instruction and wishes to execute it
	- Cpa: CoProcessor Absent (from the coprocessors to ARM)
		- **Tells the ARM that there is no coprocessor present**
	- Cpb: CoProcessor Busy (from the coprocessors to ARM)
		- Tells the ARM the coprocessor cannot begin executing the instruction yet.
- **Both ARM and the coprocessor must generate their respective** signals autonomously.

- **ARM organization and implementation**
	- Steve Furber, "ARM System-on-chip architecture", Second Edition, Addison Wesley, 2000.

