

NEW MILLENIUM SERIES - overview of OE VLSI Research Program

Professor Clifton G. Fonstad

'New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED

Very Large Scale Optoelectronic Integration OBJECTIVES (our technology guidelines)	
Electronics:	VLSI densities and complexities State-of-the -art performance Standard design/layout/simulation tools
Optoelectronics:	Unrestricted placement and quantities Uncompromised performance
Processing:	Full-wafer processing Batch processing Standard, manufacturable processes
Our <u>goal</u> is to make eo av us	e high performance, very large scale OEICs conomical and cost competitive, vailable and accessible, and seful and important.

New Millennium Series



'New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED



New Millennium Series

Very Large Scale Opto APPROACH (mee	oelectronic Integration eting our objectives)	
Exploit monolithic integration:	economics of scale low parasitics, high reliability and yield high densities, small device footprints	
Use a <u>commercial IC foundation</u> :	highly developed technologies state-of-the-art performance fully developed models and tools for simulation, design and layout	
Match thermal expansion coefficients:	full-wafer processiing reliable operation, long lifetimes	
The key elements in our <u>philosophy</u> are to reap all the benefits of monolithic integration to build on the investments of the Global IC industry to eliminate or accomodate thermal expansion mismatch		

New Millennium Series

The MIT processes for Monolithic Very Large Scale Optoelectronic Integration

Epitaxy on Electronics (EoE)

- Concept: Epitaxy on preprocessed electronics
- Features: Full wafer, batch processing; monolithic integration; high planarity
 - Done: LED's on OPTOCHIP and other chips; SEEDs, RTDs, PINs, also
 - Next: VCSELs and IPSELs now being grown, integrated

Silicon on Gallium Arsenide (SonG)

- Concept: Si-CMOS foundation for EoE and APB
- Features: Thin Si to take the stress; unstressed optoelectronics for survival
 - Done: Preparation by bonding and thinning of 4" SonG wafers
 - Next: Epitaxy on SonG substrates; planarized CMOS bonding

Aligned Pillar Bonding (APB)

- Concept: Aligned, Pd-bonding of heterostructures replacing direct epitaxy
- Features: Optimal growth conditions, optimum substrate, all EoE features
 - Done: Pillars aligned and transferred; small features Pd-bonded
 - Next: More aligned bonding; VCSELs on OPTOCHIP; pin's on OEICs

Professor Clifton G. Fonstad

'New Millennium Series



Professor Clifton G. Fonstad

'New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED



New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED

For many applications GaAs electronics is best, however... for memory and microprocessor intensive applications Si CMOS is best and for many people....Si CMOS is theonly choice. How can we do EoE with Si electronics? GaAs-on-Si has not worked because there is too much stress Observation #1: **Observation #2:** Optoelectronic devices are intrinsically thick, but silicon MOSFETs are very thin. **Observation #3:** Thin materials can withstand large stresses, but thick materials can not. Thin silicon and thick GaAs can work together in the The answer: spirit of SOI, and especially SOS (Si-on-sapphire),Silicon-on-Gallium Arsenide (SonG)

Note: The clearest proof that this can work is SOS (Si-on-sapphire. (The thermal expansion coefficient of GaAs equals that of sapphire.)

Professor Clifton G. Fonstad

'New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED



New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED

Silicon-on-Gallium Arsenide Wafers - created by bonding and thinning



Si (130 mean oxide (150 mm) Thermal oxide (150 mm) BPSG (500 nm) Bonded interface BPSG (500 nm) Ponded interface Silicon nitride (120 nm) Silicon nitride (120 nm) GaAs Subst.

BOX (370 nm)

Four inch SonG wafer



- Refs: J. M. London, A. H. Loomis, J. F. Ahadian, and C. G. Fonstad, Jr., "Preparation of silicon-ongallium arsenide wafers for monolithic optoelectronic integration," IEEE Photonics Tech. Lett. <u>11</u> (1999) 958-960,
 - J. M. London, P. A. Postigo, and C. G. Fonstad, Jr., "Quantum well heterostructures grown by molecular beam epitaxy on silicon-on-gallium arsenide substrates," Appl. Phys. Lett. <u>75</u> (1999) 3452-3454.

Professor Clifton G. Fonstad

New Millenium Series

Silicon-on-GaAs (SonG) providing CMOS substrates for EoE and APB



Professor Clifton G. Fonstad

'New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED

Integrating Si-CMOS Intelligence and Memory on III-V MMICs using the SonG Process beterogeneous integration for microwave and WDM applications



a. Processed and planarized MMIC and SOI CMOS wafers prior to bonding. Note that the MMIC wafer could be either InP or GaAs based and could use MESFETS, HEMTs, or HBTs. In the example illustrated GaAs MESFETs are pictured.



b. After low-temperature bonding of the MMIC and CMOS wafers, and prior to the removal of the substrate of the CMOS wafer.



c. After removal of the SOI CMOS wafer substrate, strength- ening of the bond, and formation of the inter-level interconnects.

Professor Clifton G. Fonstad

New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED

	- Aligned Pillar Bonding -
EoE	 has limitations (whether on GaAs or SonG): * The epitaxy conditions are not always optimal * The substrate choice is not totally free; may not be optimal
Thus we a "How w	ask: can we get the device heterostructures in dielectric vindows on ICs other than through epitaxy?"
and the ol	bvious response is: "Wafer bonding"
Sp wafer in	pecificallyaligning and bonding pillars etched on a heterostructure In the dielectric windows on a processed integrated circuit wafer
	ALIGNED PILLAR BONDING (APB)
Notes:	 * The bonding temperature will be limited by the electronics. * We must still match TECs, or we must bond at R.T. sufficiently to remove the substrate. * The bonding must be uniform and complete on a very fine scale, and over the entire wafer. * APB can be done on silicon-on-sapphire (SOS) wafers also!

'New Millennium Series



'New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED

Aligned Pillar Bonding GaAlAs Heterostructure LED Pillars bonded on GaAs





Professor Clifton G. Fonstad

New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED



Professor Clifton G. Fonstad

'New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED

The Optical Solder Bump Concept

- the solution to doing chip-to-chip optical signal tranfer on MCMs....make 95% of the solder bumps on a chip are <u>optical</u> bumps!





Professor Clifton G. Fonstad

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED

'New Millennium Series



'New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED



Professor Clifton G. Fonstad

'New Millennium Series

APPROVED FOR PUBLIC RELEASE, DISTRI BUTION UNLIMITED